Ingeniería ISSN Impreso: 1409-2441 ISSN electrónico: 2215-2652

OAI: https://revistas.ucr.ac.cr/index.php/ingenieria/oai
Verification of Transaction Level Models of Embedded Systems
PDF (Español (España))
HTML (Español (España))

Supplementary Files

Version PDF del artículo donde se visualizan los gráficos (Español (España))

How to Cite

Yu Lo, L. L. (2013). Verification of Transaction Level Models of Embedded Systems. Ingeniería, 23(2), 75–95. https://doi.org/10.15517/ring.v23i2.11662

Abstract

As complexity increases in embedded systems design, there is need for more time for verification purposes. For embedded systems, the only verification that can be done is running test cases, and the number of cases increases exponentially. In order to shorten this verification phase of the design, we propose a methodology to do formal verification of embedded systems. In formal verification no test cases are needed, but an mathematical analysis of the original model and the refined one. We base our tool on the Model Algebra theory of embedded systems, and apply its transformation rules to our models to check for equivalency. We test this transformation rules in various scenarios and prove that it is a promising methodology to improve embedded system design.

https://doi.org/10.15517/ring.v23i2.11662
PDF (Español (España))
HTML (Español (España))

References

Samar Abdi and Daniel Gajski. Verification of system level model transformations. Internation Journal of Parallel Programming, 34(1):29-59, February 2006

Samar Abdi and Daniel Gajski. A formalism for functionality system level transformations. In Proceedings of the Asia Pacific Design Automation Conference, pages 139-144, 2005

Samar Abdi. Functional Verification of System Level Model Refinements. PhD Thesis, University of California, Irvine, 2005.

Xml. http://www.w3.org/XML

Xml Schema. http://www.w3.org/XML/Schema

Comments

Downloads

Download data is not yet available.